



IPPLP-RH


PAGE	TITLE
01	BLOCK DIAGRAM
02	CLOCKS DISTRIBUTION
03	SIGNAL & RESET MAP
04	CHANGE HISTORY
05	POWER FLOW
06	POWER DISTRIBUTION
07	POWER SEQUENCE
08~13	Haswell LGA-1150
14	VGA DEBUG
15~16	DDR3 CHANNEL A&B
17	DDR3 TERMINATION A&B
18	N/A
19~24	INTEL_PCH(1~6)
25	N/A
26	SM BUS & SPI ROM
27	ME DISABLE
28	MINI-PCIE SLOT-1(WLAN)
29	MINI-PCIE SLOT-3(mSATA)
30	CARD READER
31	INTEL CLARKVILLE
32	LAN JACK
33	SIDE USB3.0 PORT
34	REAR USB3.0 PORT
35	REAR USB3.0 PORT
36	REAR USB2.0 PORT
37	TOUCH & WEBCAM
38	N/A
39	SATA CONN
40	AUDIO CODEC ALC3661
41	AMP
42	REAR LINE OUT& GHS CONNECTOR
43	N/A
44	SIO SMSC5555
45	N/A
46	SCREW HOLE
47	FAN CIRCUIT
48	COM PORT
49	DEBUG LED
50	APS/LPC DEBUG
51~52	SCALAR_TSUMU88BDC2
53	LVDS & CONVERTER CONN
54	SCALAR LCD ENABLE
55	FRONT PANEL
56	HDMI IN
57	HDMI LEVEL SHIFT
58	HDMI OUT
59	G-SENSOR
60	DP REDRIVER
61	DP CONN
62	TPM
63	DC IN
64~66	VCORE CONTROLLER
67	3P3_LAN,12V,1P5V_PCH,3P3V_BG

Revision: B00




68	5V, 3P3V, 1P5V, 5V_Dual	93~94	VDDC CONTROLLER
69	+1P05V_PCH & +1P22V	95	SIDE KEY
70	+5VSB, +3P3VA	96	CONVERTER BOARD
71	+5VSB, +12VSB	95	TP
72	+1P5V_DUAL, +VTT_DDR		
73	N/A		
74	+3P3V_WLAN & +3P3V_mSATA		
75	N/A		
76	CPU XDP DEBUG CONNECTOR		
77	PCH XDP DEBUG CONNECTOR		
78	N/A		
79~85	GPU		
86~89	VRAM		
90	+1P8V		
91	3P3V_GPU&+0P95V		
92	+1P35V_GPU & +1P05V_ME		





1000

Date: Friday, January 17, 2014 Sheet 4 of 97



+VCORE
VDDQ
VCCST

CPU Sandy Bridge	
-> 95A (TDC) - 65W	
-> 4.2A (I _{max}) - W	
-> 300mA (I _{max}) - W	

+1P05V_PCH
+1P05V_PCH
+1P05V_PCH
+1V_CPU2PCH
+1P05V_ME
+1P5V_PCH
+1P5V_PCH
+1P5V_PCH
+3P3V_BG
+3P3V
+3P3V
+3P3V
+3P3V_ME
+3P3VSB
+3P3VSB
+3P3VA
+BATT

PCH Lynx Point	
-> 1.312A (VCC) - W	
-> 0.306A (VCCCLK) - W	
-> 3.629A (VCCIO) - W	
-> 0.004A (V_PROCIO) - W	
-> 0.67A (VCCASW) - W	
-> 0.183A (VCCVRM) - W	
-> 0.07A (VCCDAC1_5) - W	
-> 0.0133A (VCC3_3) - W	
-> 0.133A (VCC3_3) - W	
-> 0.055A (VCCCLK3_3) - W	
-> 0.022A (VCCSPI) - W	
-> 0.261A (VCCSUS3_3) - W	
-> 0.01 (VCCSUSHDA) A - W	
-> 0.015A (VCCDSW3_3) - W	
RTC (G3) -> 6uA - 0.0198mW	

+12V
+3P3V
+3P3VSB

PCI Express x 1	
-> 5A - 60W	
-> 3A - 9.9W	
WAKE -> 0.375A - 1.24W	
No WAKE-> 20mA - 66mW	

+12V
+3P3V
+3P3VSB

PCI Express x 16	
-> 5.5A - 66W	
-> 3.0A - 9.9W	
WAKE -> 0.375A - 1.24W	
No WAKE-> 20mA - 66mW	

+3P3VSB
+1P05V_LAN

REALTEK 8111FA	
-> 70mA - 231mW	
-> 300mA - 315mW	

+3P3V

SIO IT8772E	
-> 200mA - mW	

+5VSB
+3P3V

ALC663 Codec	
-> 45mA - 225mW	
-> 25mA - 82.5mW	

+5V_DUAL_B/F

USB 12 PORTS	
Rear (USB3*4) -> 4A - 20W	
Front (USB3*1 USB2*1) -> 2.5A - 12.5W	
Internal (USB2) -> 3A - 15W	

+5V


HDMI	
-> mA - mW	
-> mA - mW	

+12V

FANS	
-> 1.2A - 14.4W	

+3P3V_ME

SPI	
-> 40mA - 132mW	




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : POWER SEQUENCE

Pegatron Corp. Engineer: Shrek Tseng

Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 7 of 97




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **DDR3_B 2-6**

Pegatron Corp. Engineer: **Shrek Tseng**

Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 9 of 97




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCIE/DMI/DP 3-6

Pegatron Corp. Engineer: Shrek Tseng

Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 10 of 97






The resistors need near the CPU pin (Within 1.5")



NOTE: (CPU)





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **VGA DEBUG**

Pegatron Corp. Engineer: **Shrek Tseng**

Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------

Date: Friday, January 17, 2014 Sheet 14 of 97



Place those cap inside CPU SOCKET cavity

A




<PREDEAD

PEGATRON

Title : xxxxxx

Pegatron Corp.		Engineer: Shrek_Tseng	
Size A3	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 18 of 97	

Date: Friday, January 17, 2014 Sheet 18 of 97



NOTE: CHASSIS ID

TYPE	ID2 GPIO 38	ID1 GPIO 17	ID0 GPIO 1
SFF	1	0	1
RESERVED	1	0	0
MT/DT	0	0	0
USFF	0	1	1
AIO	0	0	1
AIO UMA	0	1	0
AIO GPU	1	1	0

NOTE: Board ID Select


Phase	ID2 GPIO 66	ID1 GPIO 46	ID0 GPIO 21
PRE-3ST	0	0	0
SS1	0	0	1
PT	0	1	0
PT2	0	1	1
BY	1	0	0
A00	1	0	1
A01	1	1	0
A02	1	1	1

NOTE: Boot select straps

GPIO51	GPIO19	Description
0	0	LPC
1	1	SPI

NOTE:
GPIO37 is for TLS confidentiality
1: Enable TLS
0: Disable TLS

NOTE:
Check front panel spec to decide install those parts or not.




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCIEUSB/DMI 2-9

Pegatron Corp. Engineer: **Shrek_Tseng**

Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 20 of 97



NOTE:
DAC_IREF should be as short as possible to prevent noise coupling and IR drop
VGA_IRTN provides the return current path to the VGA DAC signals.
This should be routed out and tied directly to the MB ground plane

NOTE:
CLKOUT_DPNS P/N
135 MHz differential clock with No SSC for embedded DisplayPort* (eDP*)

- WIFI
- LAN
- CraReader
- MSATA


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SATA/HOST/FAN 3-9

Pegatron Corp. Engineer: Shrek Tseng







Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 21 of 97





NOTE:
HDA_SDO
Disable ME in Manufacturing Mode
--> connect to High.

NOTE:
SUSCLK/GPIO62
PLL On-Die Voltage
Regulator Enable should
be NC for internal
VccVRM




NOTE:
Caps can be removed on DcpSus
(pin AE30, P19 and AJ22)
if Internal VRM is used.




NOTE:
Backup 09X241023060 1UH/300mA(0805)
and install 10uF for External VRM

NOTE:
Backup 09X241031260 10UH/125mA(0805)
and install 10uF/1Q for External VRM



NOTE:
PCH power plane isolation



Plane isolation in inner layer to isolate PCH core from PCH IO power delivery



~~CONFIDENTIAL~~ **PECATRON DT-MB RESTRICTED SECRET**

PEGATRON Title : VGA/DP/HDMI 5-9

Pegatron Corp.	Engineer: Shrek_Tseng
----------------	-----------------------


Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 23 of 97



Remove Heatsink

NOTE: Solder Pad Recommendation





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CLK/NVRAM/FDI 6-9

Pegatron Corp. Engineer: Shrek Tseng

Size Project Name Rev
A3 IPPLP-TH A00

Date: Friday, January 17, 2014 Sheet 24 of 97




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCH_DPWROK & SLP_SUS

Pegatron Corp. Engineer: Shrek_Tseng


Size A3	Project Name IPPLP-TH	Rev A00
------------	--------------------------	------------

Date: Friday, January 17, 2014 Sheet 25 of 97



ME Disable

Vinafix.com




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : ME DISABLE

Pegatron Corp. Engineer: Shrek_Tseng


Size A3	Project Name IPPLP-TH	Rev A00
------------	--------------------------	------------

Date: Friday, January 17, 2014 Sheet 27 of 97





Pegatron Corp. Engineer: **Shrek Tseng**

Date: Friday, January 17, 2014 Sheet 28 of 97



Module Configuration Decodes					
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
GND	GND	GND	GND	SSD – SATA	N/A
GND	NCOC	GND	GND	SSD – PCIe	N/A
GND	GND	NCOC	GND	WWAN – PCIe	0
GND	QCNC	NCOC	GND	WWAN – PCIe	1
GND	GND	GND	NCOC	WWAN – USB 3.0	0
GND	NCOC	GND	NCOC	WWAN – USB 3.0	1
GND	GND	NCOC	NCOC	WWAN – USB 3.0	2
GND	NCOC	NCOC	NCOC	WWAN – USB 3.0	3
NCOC	GND	GND	GND	WWAN – SSIC	0
NCOC	NCOC	GND	GND	WWAN – SSIC	1
NCOC	GND	NCOC	GND	WWAN – SSIC	2
NCOC	QCNC	NCOC	GND	WWAN – SSIC	3
NCOC	GND	GND	NCOC	WWAN – PCIe	2
NCOC	NCOC	GND	NCOC	WWAN – PCIe	3
NCOC	GND	NCOC	NCOC	RFU	N/A
NCOC	NCOC	NCOC	NCOC	No Module Present	N/A

H=4mm



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : NGFF KEY B(MSATA)

Pegatron Corp. Engineer: Shrek Tseng


Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 29 of 97

¹ USB 2.0 supported on all WWAN configurations (HSIC supported on WWAN configuration 3)

² Applicable to WWAN only

正式料號:0200-00SC0DE





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL CLARKVILLE

Pegatron Corp. Engineer: Shrek Tseng

Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 31 of 97



Function	LINK LED State/Color	Active LED State/Color
No Link	OFF / NA	OFF / NA
Link 10Mbps	ON/Green	
Link 100Mbps	ON/Green	
Link 1000Mbps	ON/Orange	
No network activity		OFF / NA
Network activity		Blinking/Yellow

LED Modes Table

Mode	Selected Mode	Source Indication
000	Link 10/1000	Asserted when either 10 or 1000Mbps link is established and maintained
001	Link 100/1000	Asserted when either 100 or 1000Mbps link is established and maintained
010	Link Up	Asserted when any speed link is established and maintained.
011	Activity	Asserted when link is established and packets are being transmitted or received
100	Link/Activity	Asserted when link is established AND when there is NO transmit or receive activity
101	Link 10	Asserted when a 10Mbps link is established and maintained.
110	Link 100	Asserted when a 100Mbps link is established and maintained
111	Link 1000	Asserted when a 1000Mbps link is established and maintained

LED Configuration PHY Address 01, Page 0, Register 30

Name	Default	Bits	Description	Type
Blink rate	0b	15	Specifies the blink mode of the LEDs. 0b = Blinks at 200 ms on and 200 ms off. 1b = Blinks at 83 ms on and 83 ms off.	RW
LED2 Blink	0b	14	LED2_BLINK Field 0b = No blinking. 1b = Blinking.	RW
LED2 Invert	0b	13	LED2_IVRT Field 0b = Active low output. 1b = Active high output.	RW

LED Configuration PHY Address 01, Page 0, Register 30

Name	Default	Bits	Description	Type
LED2 Mode	110b	12:10	Mode specifying what event/state/pattern is displayed on LED2.	RW
LED1 Blink	0b	9	LED1_BLINK Field 0b = No blinking. 1b = Blinking.	RW
LED1 Invert	0b	8	LED1_IVRT Field 0b = Active low output. 1b = Active high output.	RW
LED1 Mode	111b	7:5	Mode specifying what event/state/pattern is displayed on LED1.	RW
LED0 Blink	1b	4	LED0_BLINK Field 0b = No blinking. 1b = Blinking.	RW
LED0 Invert	0b	3	LED0_IVRT Field 0b = Active low output. 1b = Active high output.	RW
LED0 Mode	100b	2:0	Mode specifying what event/state/pattern is displayed on LED0.	RW

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : LAN JACK

Pegatron Corp. Engineer: Shrek Tseng

Size A3 Project Name IPPLP-TH

Date: Friday, January 17, 2014 Sheet 32 of 97

1213-00LN000 USB2.0

PIN NO.	1	2	3	4
SIGNAL NAME	VBUS	D-	D+	PGND
REMARK	USB2.0 CONTACT PIN			

NOTE:

0722-0066000 ESD PROTECTION SOT1059 NXP/IP4284CZ10-TB




0722-003Y000 ESD PROTECTION TSLP-9-1 INFINEON/ESD5V3U4U-HDMI

Gold flash only

Co-lay USB connector

1213-00LH000 USB3.0

1213-00LN000 USB2.0




PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : SIDE USB3.0 PORT

Pegatron Corp. Engineer: Shrek_Tseng

Size A3 Project Name IPPLP-TH

Date: Friday, January 17, 2014 Sheet 33 of 97







Touch Power Connector

Vinafix.com

Touch Panel Connector



Camera Module Connector



Vinafix.com



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **XXXXXX**



Pegatron Corp. Engineer: **Shrek Tseng**

Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------


Date: **Friday, January 17, 2014** Sheet **38** of **97**

SATA CONNECTOR

NOTE:
Place those Cap close to Conn sode
To Conn distance are less then 500mils



ODD EJECT



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : SATA CONN

Pegatron Corp. Engineer: Shrek Tseng


Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 39 of 97


ALC3661 CODEC



REAR LINE-OUT
Support Re-Tasking Function



GLOBAL HEAD SET CONNECTOR



Vinafix.com




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : XXXXXX

Pegatron Corp. Engineer: Shrek_Tseng

Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------

Date: Friday, January 17, 2014 Sheet 43 of 97



The (SV_PRESNT)GP047/TXD1 pin has two functions – (SV_PRESNT)GP047 used in PRE_POST diagnostic function to serve as SV_Present detection pin and it also has TXD1 function..

You can use SCH5555 and SCH5553's TXD1 to communicate with the scalar, since the SV_Present detection for PRE_POST diagnostic function is working before the system boots up to OS and will be terminated after BIOS set the "Code Fetch" bit=1.

12.9.3 Sampling 6V_PRSENT

The 5V_PSINT input is located on the TXD1 pin for UART1. Both of these functions are intended to be used in the same system at the same time.

The UART transceiver is powered by the 5V rail, so if 5 volts is not present UART1 will not be functional. In addition, the hardware gates the TXD1 pin when VCC is off preventing the SIO from driving the pin while the VCC rail is in the off state. Firmware samples this pin after a trigger event if the Firmware diagnostic routine is executed until the host sets the code latch bit or diagnostics is terminated.

[28] To support both functions the system designer will implement external circuitry (see Figure 12.9) to pull the pin down when the 5V rail is not present.

Vinafix.com




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : XXXXXX



Pegatron Corp. Engineer: Shrek Tseng

Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------

Date: Friday, January 17, 2014 Sheet 45 of 97



GPU SHOLE



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title :SCREW HOLE

Pegatron Corp. Engineer: Shrek Tseng


Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 46 of 97


CPU FAN CONNECTOR




GPU FAN CONNECTOR



POWER SUPPLY FAN CONNECTOR



Vinafix.com



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **COM PORT**

Pegatron Corp. Engineer: **Shrek Tseng**

Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 48 of 97

+5VA : GREEN
+5VSB : GREEN



PEGATRON DT-MB RESTRICTED SECRET




PEGATRON Title : **DEBUG LED**

Pegatron Corp. Engineer: **Shrek Tseng**


Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------

Date: Friday, January 17, 2014 Sheet 49 of 97

Debug Card CON



APS



PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : APS/LPC DEBUG

Pegatron Corp. Engineer: Shrek Tseng


Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 50 of 97


*ALL RESISTOR ARE MX_R0402_SMALL FOOTPRINT



SCALAR SPI ROM




SCALAR EEPROM




OSD Power Button wake up from Screen off

SCALAR DEBUG PORT




SCALAR HDMI LEVEL SHIFT (Cost Reduce)

Cost Reduced Level Shifter Motherboard Topology for max data rate of 1.65 Gb/s
Active Level Shifter Motherboard Topology for max data rate of 2.97 Gb/s



INTEL DISPLAY EDID




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SCALAR_TSUMU88BDC2 - 2


Pegatron Corp. Engineer: Shrek Tseng

Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 52 of 97



CONVERTER CONN.



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : LVDS & CONVERTER C






Pegatron Corp. Engineer: Shrek Tseng

Size	Project Name	Rev
A3	IPPLP-TH	A00

Date: Friday, January 17, 2014 Sheet 53 of 97

PANEL Controller







Lanikai Only

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : FRONT PANEL	
Pegatron Corp.		Engineer: Shrek Tseng	
Size A3	Project Name IPPLP-TH	Rev A00	
Date: Friday, January 17, 2014	Sheet 55	of 97	








PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : HDMI LEVEL SHIFT

Pegatron Corp. Engineer: Shrek Tseng


Size A3 Project Name IPPLP-TH Rev A00

Date: Friday, January 17, 2014 Sheet 57 of 97





PEGATRON DT-MB RESTRICTED SECRET
<Core Design>

PEGATRON		Title : HDMI OUT	
Pegatron Corp.		Engineer: Shrek Tseng	
Size	Project Name	Rev	
A2	IPPLP-TH	A00	
Date: Friday, January 17, 2016		Sheet 58 of 97	



PEGATRON DT-MB RESTRICTED SECRET
<Core Design>

PEGATRON		Title : G-SENSOR	
Pegatron Corp.		Engineer: Shrek Tseng	
Size A3	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 59 of 97	




PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : DP REDRIVER


Pegatron Corp. Engineer: Shrek_Tseng

Size	Project Name	Rev
A3	IPPLP-TH	1.00

Date: Friday, January 17, 2014 Sheet 60 of 93








+3.3V_LAN


I_{max}=0.188A

Vdroop: 0.188A*218mohm=40mV



+12V/I_{max}:10A/TDC:7A


Vdroop: 7A*18mohm=126mV



ATX_PWRGD


+1P5V_PCH/I_{max}:0.36A

Vdroop: 0.36A*27.6mohm=19mV




+3P3V_BG/I_{max}:0.028A


Vdroop: 0.028A*27.6mohm=0.7mV



+5V / I_{max}: 6.42A / TDC: 4.5A
Vdroop: 4.5A*9mohm=40.5mV




+3P3V / I_{max}: 8.57A / TDC: 6A
Vdroop: 6A*9mohm=54mV




+5V_DUAL / TDC: 8.5A

Vdroop = 8.5A*13.8m = 117mV




+3P3V_ME / I_{max}: 0.03A
Vdroop: 0.03A*27.6mohm=1mV



Vinafix.com

+1P05V_PCH Imax=6A


$$P_d = 4.2 * (1.5 - 1.05) = 1.89W$$




+1P22V Imax=0.4A

$$P_d = 2 * (1.5 - 1) = 1W$$


$$V_{droop} = 1.94A * 25mOhm = 48mV$$




PEGATRON			Title :	+1P05V_PCH & +1P22V
Pegatron Corp.			Engineer:	Shrek Tseng
Size	Project Name			Rev
A3	IPPLP-TH			A00
Date: Friday, January 17, 2014		Sheet 99 of 97		



Vinafix.com



GPU POWER DISCHARGE



<Variant Name>

PEGATRON		Title : +3P3VSB & GPU DISCHARGE	
Pegatron Corp.		Engineer: Shrek_Tseng	
Size A3	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 71 of 97	





Table 1. S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)




Vinafix.com





<Company> PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : XXXXXX	
Pegatron Corp.		Engineer: <i>Shrek_Tseng</i>	
Size A3	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 73 of 97	



MAIN POWER DISCHARGE



Vinafix.com




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **XXXXXX**

Pegatron Corp. Engineer: **Shrek_Tseng**

Size A3	Project Name IPPLP-TH	Rev A00
------------	---------------------------------	------------



Date: **Friday, January 17, 2014** Sheet **75** of **97**




TOP SIDE VIEW

INTEL PCH XDP DEBUG PORT

NOTE:
Place strap resistors of TDO near to XDP connector,
and TDI and TMS near to CPU.



PCB FOOTPRINT




BOTTOM SIDE VIEW

Vinafix.com



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : XXXXXX	
Pegatron Corp.		Engineer: Shrek Tseng	
Size A3	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 78 of 97	





COMPONENTS SHOWN ARE EXAMPLES ONLY
AND NOT NECESSARILY QUALIFIED


Vinafix.com

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10


For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18






DP/TMDSLVDS Transmitter Power
DP mode: 1.8V @ 188mA per port
HDMI mode: 1.8V @ 237mA per port

DP/TMDSLVDS Transmitter Power
0.935V @ 222mA per port




NOTE:
The current numbers shown here are for reference only
For actual current, check with databook






<Variant Name>		Title : Caspian_LVDS1	
Pegatron Corp.		Engineer: Shrek_Tseng	
Size B	Project Name IPPLP-TH		Rev A00
Date: Friday, January 17, 2014		Sheet 82 of 97	

COMPONENTS SHOWN ARE EXAMPLES ONLY AND NOT NECESSARILY QUALIFIED



COMPONENTS SHOWN ARE EXAMPLES ONLY
AND NOT NECESSARILY QUALIFIED





Vinafix.com



<Variant Name>


PEGATRON		Title : Casplan_GND	
Pegatron Corp.		Engineer: Shrek Tseng	
Size	Project Name	Rev	
C	IPPLP-TH	A00	
Date: Friday, January 17, 2014		Sheet	84 of 97

[06]	RASD0	RASD0N
[06]	RASD1	RASD1N
[06]	CASD0	CASD0N
[06]	CASD1	CASD1N
[06]	WEAD0	WEAD0N
[06]	WEAD1	WEAD1N
[06]	CKEAD	CKEADN
[06]	CKEAD1	CKEAD1N
[06]	CSAD0_0	CSAD0_0N
[06]	CSAD1_0	CSAD1_0N
[06]	CLKA0	CLKA0N
[06]	CLKA1	CLKA1N
[06]	QSA07_0	QSA07_0N
[06]	QSA07_1	QSA07_1N
[06]	QSA07_2	QSA07_2N
[06]	QSA07_3	QSA07_3N
[06]	QSA07_4	QSA07_4N
[06]	QSA07_5	QSA07_5N
[06]	QSA07_6	QSA07_6N
[06]	QSA07_7	QSA07_7N
[06]	QSA07_8	QSA07_8N
[06]	QSA07_9	QSA07_9N
[06]	QSA07_10	QSA07_10N
[06]	QSA07_11	QSA07_11N
[06]	QSA07_12	QSA07_12N
[06]	QSA07_13	QSA07_13N
[06]	QSA07_14	QSA07_14N
[06]	QSA07_15	QSA07_15N
[06]	QSA07_16	QSA07_16N
[06]	QSA07_17	QSA07_17N
[06]	QSA07_18	QSA07_18N
[06]	QSA07_19	QSA07_19N
[06]	QSA07_20	QSA07_20N
[06]	QSA07_21	QSA07_21N
[06]	QSA07_22	QSA07_22N
[06]	QSA07_23	QSA07_23N
[06]	QSA07_24	QSA07_24N
[06]	QSA07_25	QSA07_25N
[06]	QSA07_26	QSA07_26N
[06]	QSA07_27	QSA07_27N
[06]	QSA07_28	QSA07_28N
[06]	QSA07_29	QSA07_29N
[06]	QSA07_30	QSA07_30N
[06]	QSA07_31	QSA07_31N
[06]	QSA07_32	QSA07_32N
[06]	QSA07_33	QSA07_33N
[06]	QSA07_34	QSA07_34N
[06]	QSA07_35	QSA07_35N
[06]	QSA07_36	QSA07_36N
[06]	QSA07_37	QSA07_37N
[06]	QSA07_38	QSA07_38N
[06]	QSA07_39	QSA07_39N
[06]	QSA07_40	QSA07_40N
[06]	QSA07_41	QSA07_41N
[06]	QSA07_42	QSA07_42N
[06]	QSA07_43	QSA07_43N
[06]	QSA07_44	QSA07_44N
[06]	QSA07_45	QSA07_45N
[06]	QSA07_46	QSA07_46N
[06]	QSA07_47	QSA07_47N
[06]	QSA07_48	QSA07_48N
[06]	QSA07_49	QSA07_49N
[06]	QSA07_50	QSA07_50N
[06]	QSA07_51	QSA07_51N
[06]	QSA07_52	QSA07_52N
[06]	QSA07_53	QSA07_53N
[06]	QSA07_54	QSA07_54N
[06]	QSA07_55	QSA07_55N
[06]	QSA07_56	QSA07_56N
[06]	QSA07_57	QSA07_57N
[06]	QSA07_58	QSA07_58N
[06]	QSA07_59	QSA07_59N
[06]	QSA07_60	QSA07_60N
[06]	QSA07_61	QSA07_61N
[06]	QSA07_62	QSA07_62N
[06]	QSA07_63	QSA07_63N
[06]	QSA07_64	QSA07_64N
[06]	QSA07_65	QSA07_65N
[06]	QSA07_66	QSA07_66N
[06]	QSA07_67	QSA07_67N
[06]	QSA07_68	QSA07_68N
[06]	QSA07_69	QSA07_69N
[06]	QSA07_70	QSA07_70N
[06]	QSA07_71	QSA07_71N
[06]	QSA07_72	QSA07_72N
[06]	QSA07_73	QSA07_73N
[06]	QSA07_74	QSA07_74N
[06]	QSA07_75	QSA07_75N
[06]	QSA07_76	QSA07_76N
[06]	QSA07_77	QSA07_77N
[06]	QSA07_78	QSA07_78N
[06]	QSA07_79	QSA07_79N
[06]	QSA07_80	QSA07_80N
[06]	QSA07_81	QSA07_81N
[06]	QSA07_82	QSA07_82N
[06]	QSA07_83	QSA07_83N
[06]	QSA07_84	QSA07_84N
[06]	QSA07_85	QSA07_85N
[06]	QSA07_86	QSA07_86N
[06]	QSA07_87	QSA07_87N</





Place all these components very close to GPU (within 25mm)
 and keep all components close to each other
 ** This basic topology should be used for DRAM_RAT for DDR3/GDDR5
 These Capacitors and Resistor values are an example only
 The series R and // cap values will depend on the DRAM loads
 and will have to be calculated for different Memory, DRAM loads and board
 to pass Reset Signal Spec

CHANNEL A: 256MB/512MB DDR3



CHANNEL B: 256MB/512MB DDR3



Vinafix.com




<Variant Name>		
PEGATRON		Title : XXXXXX
Pegatron Corp.		Engineer: Shrek_Tseng
Size	Project Name	Rev
A3	IPPLP-TH	A00
Date: Friday, January 17, 2014		Sheet 88 of 97

Vinafix.com



<Variant Name>		
PEGATRON		Title : XXXXXX
Pegatron Corp.		Engineer: Shrek_Tseng
Size	Project Name	Rev
A3	IPPLP-TH	A00
Date: Friday, January 17, 2014		Sheet 89 of 97




Vinafix.com




<Variant Name>		
PEGATRON		Title : XXXXXX
Pegatron Corp.		Engineer: Shrek_Tseng
Size A3	Project Name IPPLP-TH	Rev A00
Date: Friday, January 17, 2014		
Sheet 90 of 97		


+3P3V_GPU
TDC=0.06A
Trace Width>70mil




+1P5V_GPU
IMAX=8A
Trace Width>240mil










+1P05V_ME/ I_{max}:1A
Pd = 0.55*(3.3-1.05) = 1.2W







Fsw = 300kHz
Irms=6.48A
Delta I = 3.24A
ripple = 30mV
OCP = 30A
Eff=93%
lin=3.57A
H/S =1.4W
L/S = 0.92 W




Vinafix.com




HF P/N: 12X902050B30
1209-008C000
1209-007V000




HF P/N: 12X902050B30
1209-008C000
1209-007V000



HF P/N: 12X902050B30
1209-008C000
1209-007V000



6/22修改成 R/A connector (機構要求)



PPID1

40X4_WHITE


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SIDE KEY

Pegatron Corp. Engineer: Shrek Tseng

Size Project Name IPPLP-TH Rev

A3 Date: Friday, January 17, 2014 Sheet 95 of 97



Panel (23")	LG	SAM
ILED.typ	110/120 mA	120/130 mA
VF	52.7/56.1V	34/37V
OVP	59.64V	40.21V
Pin NO.	4	4
ID	1 1	1 0
ID Level(V)	1.6	0

